morgan/esp32-lora
1
0
Fork 0
Code Issues 18 Pull requests Projects Releases Wiki Activity

reenable some logging with proper DEBUG log level

Browse source
This commit is contained in:
Morgan 'ARR\!' Allen 2020-01-01 21:17:04 -08:00
parent cfac8da964
commit 0071044ae0
1 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
main/esp32-lora.c
View file

@ -79,7 +79,7 @@ uint8_t lora32_read_reg(lora32_cfg_t *lora, uint8_t address) {
ESP_ERROR_CHECK(spi_device_transmit(lora->spi, &t)); ESP_ERROR_CHECK(spi_device_transmit(lora->spi, &t));
//ESP_LOGI(TAG, "<%2X<%2X", address, t.rx_data[1]); ESP_LOGD(TAG, "<%2X<%2X", address, t.rx_data[1]);
return t.rx_data[1]; return t.rx_data[1];
} }
@ -90,7 +90,7 @@ void lora32_write_reg(lora32_cfg_t *lora, uint8_t address, uint8_t value) {
spi_transaction_t t; spi_transaction_t t;
memset(&t, 0, sizeof(spi_transaction_t)); memset(&t, 0, sizeof(spi_transaction_t));
//ESP_LOGI(TAG, ">%2X>%2X", address, value); ESP_LOGD(TAG, ">%2X>%2X", address, value);
t.length = 16; t.length = 16;
t.flags = SPI_TRANS_USE_TXDATA; t.flags = SPI_TRANS_USE_TXDATA;
@ -172,9 +172,9 @@ void lora32_set_frequency(lora32_cfg_t *lora, long frequency) {
lora32_write_reg(lora, REG_FRF_MID, (uint8_t)(frf >> 8) & 0xFF); lora32_write_reg(lora, REG_FRF_MID, (uint8_t)(frf >> 8) & 0xFF);
lora32_write_reg(lora, REG_FRF_LSB, (uint8_t)(frf >> 0) & 0xFF); lora32_write_reg(lora, REG_FRF_LSB, (uint8_t)(frf >> 0) & 0xFF);
//ESP_LOGI(TAG, "REG_FRF_MSB: 0x%2X", lora32_read_reg(spi, REG_FRF_MSB)); ESP_LOGD(TAG, "REG_FRF_MSB: 0x%2X", lora32_read_reg(spi, REG_FRF_MSB));
//ESP_LOGI(TAG, "REG_FRF_MID: 0x%2X", lora32_read_reg(spi, REG_FRF_MID)); ESP_LOGD(TAG, "REG_FRF_MID: 0x%2X", lora32_read_reg(spi, REG_FRF_MID));
//ESP_LOGI(TAG, "REG_FRF_LSB: 0x%2X", lora32_read_reg(spi, REG_FRF_LSB)); ESP_LOGD(TAG, "REG_FRF_LSB: 0x%2X", lora32_read_reg(spi, REG_FRF_LSB));
} }
void lora32_set_tx_power(lora32_cfg_t *lora, uint8_t level, uint8_t output) { void lora32_set_tx_power(lora32_cfg_t *lora, uint8_t level, uint8_t output) {
@ -191,7 +191,7 @@ void lora32_set_tx_power(lora32_cfg_t *lora, uint8_t level, uint8_t output) {
lora32_write_reg(lora, REG_PA_CONFIG, PA_BOOST | (level - 2)); lora32_write_reg(lora, REG_PA_CONFIG, PA_BOOST | (level - 2));
} }
//ESP_LOGI(TAG, "REG_PA_CONFIG: 0x%2X", lora32_read_reg(spi, REG_PA_CONFIG)); ESP_LOGD(TAG, "REG_PA_CONFIG: 0x%2X", lora32_read_reg(spi, REG_PA_CONFIG));
} }
uint8_t lora32_parse_packet(lora32_cfg_t *lora, uint8_t size) { uint8_t lora32_parse_packet(lora32_cfg_t *lora, uint8_t size) {