morgan/ricoh-remote
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

circuit milled for test

Browse source
This commit is contained in:
Morgan 'ARR\!' Allen 2019-08-18 21:53:52 -07:00
parent e807a8196b
commit 9246f493ef
2 changed files with 898 additions and 2515 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2006
ricmohte.kicad_pcb Normal file → Executable file
View file

File diff suppressed because it is too large Load diff

23
ricmohte.pro Normal file → Executable file
View file

@ -1,4 +1,4 @@
update=Thu 15 Aug 2019 07:27:23 PM PDT update=8/18/2019 5:07:19 PM
version=1 version=1
last_client=kicad last_client=kicad
[general] [general]
@ -12,6 +12,16 @@ NetIExt=net
version=1 version=1
LibDir= LibDir=
[eeschema/libraries] [eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceAjustPassiveValues=0
LabSize=59
ERC_TestSimilarLabels=1
[pcbnew] [pcbnew]
version=1 version=1
PageLayoutDescrFile= PageLayoutDescrFile=
@ -31,6 +41,7 @@ MinHoleToHole=0.25
TrackWidth1=0.1524 TrackWidth1=0.1524
TrackWidth2=0.1524 TrackWidth2=0.1524
TrackWidth3=0.2 TrackWidth3=0.2
TrackWidth4=0.5
ViaDiameter1=0.8 ViaDiameter1=0.8
ViaDrill1=0.4 ViaDrill1=0.4
dPairWidth1=0.2 dPairWidth1=0.2
@ -238,13 +249,3 @@ uViaDrill=0.1
dPairWidth=0.2 dPairWidth=0.2
dPairGap=0.25 dPairGap=0.25
dPairViaGap=0.25 dPairViaGap=0.25
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=
SpiceAjustPassiveValues=0
LabSize=59
ERC_TestSimilarLabels=1