circuit milled for test
This commit is contained in:
parent
e807a8196b
commit
9246f493ef
2 changed files with 898 additions and 2515 deletions
2006
ricmohte.kicad_pcb
Normal file → Executable file
2006
ricmohte.kicad_pcb
Normal file → Executable file
File diff suppressed because it is too large
Load diff
23
ricmohte.pro
Normal file → Executable file
23
ricmohte.pro
Normal file → Executable file
|
@ -1,4 +1,4 @@
|
|||
update=Thu 15 Aug 2019 07:27:23 PM PDT
|
||||
update=8/18/2019 5:07:19 PM
|
||||
version=1
|
||||
last_client=kicad
|
||||
[general]
|
||||
|
@ -12,6 +12,16 @@ NetIExt=net
|
|||
version=1
|
||||
LibDir=
|
||||
[eeschema/libraries]
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=
|
||||
SpiceAjustPassiveValues=0
|
||||
LabSize=59
|
||||
ERC_TestSimilarLabels=1
|
||||
[pcbnew]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
|
@ -31,6 +41,7 @@ MinHoleToHole=0.25
|
|||
TrackWidth1=0.1524
|
||||
TrackWidth2=0.1524
|
||||
TrackWidth3=0.2
|
||||
TrackWidth4=0.5
|
||||
ViaDiameter1=0.8
|
||||
ViaDrill1=0.4
|
||||
dPairWidth1=0.2
|
||||
|
@ -238,13 +249,3 @@ uViaDrill=0.1
|
|||
dPairWidth=0.2
|
||||
dPairGap=0.25
|
||||
dPairViaGap=0.25
|
||||
[schematic_editor]
|
||||
version=1
|
||||
PageLayoutDescrFile=
|
||||
PlotDirectoryName=
|
||||
SubpartIdSeparator=0
|
||||
SubpartFirstId=65
|
||||
NetFmtName=
|
||||
SpiceAjustPassiveValues=0
|
||||
LabSize=59
|
||||
ERC_TestSimilarLabels=1
|
||||
|
|
Loading…
Reference in a new issue