d7db736937
include name
e912b54cba
Merge branch 'fhss' into fhss-merge (development)
d93f3399bc
properly handle _cfg_t pointers for ISR handling scheme
c5dc9c961d
add new dio handlers, consolidate DIO handlers to single function
a347f418c8
add FHSS IRQ handling
Add pull-down resisitors to RESET and NSS
Leaving RESET floating is defenitly causing issues. Unless the init code explicitly pulls LORA2_RESET
LOW
LoRa 1
is likely to fail init.
IntegerDivideByZero related to get_bandwidth returning incorrect value
verify bandwidth register is set correctly.
I (681) LoRa32: lora32_set_bandwidth: 8
I (691) LoRa32: lora32_get_bandwidth: 13
verify bandwidth register is set correctly.
c5dc9c961d
add new dio handlers, consolidate DIO handlers to single function
a347f418c8
add FHSS IRQ handling
6ad9cba796
add primary enable/disable functions for FHSS
b476a41c92
add more dio pins to lora_cfg, channels, (en/dis)able methods for FHSS
1396434448
add register for FHSS
c8beb458f6
set header mode during init based on lora32_cfg_t->implicitHeader state
7ec011f15a
debug log setting header mode
db9b74ec76
renamed idle to standby to better reflect datasheet
14cd5df1e3
implement single RX, still needs timeout handling
8f07873624
reimplementing semephore and bus locking seems to have helped overall stability, particularly on first init
Issue while reading in implicit header mode
Add SOICBite programming interface
set_lna results in different values depending on device
Reduce all DIO interrupt handling to single ISR/task pair
db9b74ec76
renamed idle to standby to better reflect datasheet
14cd5df1e3
implement single RX, still needs timeout handling
8f07873624
reimplementing semephore and bus locking seems to have helped overall stability, particularly on first init
dc78e9b137
remove assert(REG_VERSION) in favor of returning error so application recovery is possible